

Contents

Acknowledgments..... xxvii

About This Book

The MindShare Architecture Series 1

Organization of This Book 2

 The Pentium Overview 2

 Part I: The Pentium 60 and 66MHz Processors..... 2

 Part II: The Pentium 90/100MHz Processors..... 3

 Part III: Other Pentium Processors 3

 Appendices 4

Who Should Read This Book 4

Prerequisite Knowledge..... 4

Documentation Conventions..... 5

 Hex Notation 5

 Binary Notation 5

 Decimal Notation 5

 Signal Name Representation 5

 Identification of Bit Fields 6

We Want Your Feedback..... 6

 E-Mail/Phone/FAX 6

 Bulletin Board..... 6

 Mailing Address..... 7

Chapter 1: Introduction to the Pentium Processors

X86 Processor Evolution 9*

 Slow Processor, Slow Memory 9

 Faster Processor, Slow Memory 9

 Prefetcher: A Small Look-Ahead Cache 10

 The Memory Bottleneck..... 11

 The Static Ram, or SRAM, Solution 11

 External Cache 11

 Advantage: Reduces Many Memory Accesses To Zero Wait States 11

 Disadvantage: Memory Accesses Still Bound By Bus Speed 12

Pentium Processor System Architecture

Unified Internal Code/Data Cache.....	12
General	12
Faster Memory Accesses.....	12
Frees Up the Bus.....	12
Internal Data/Code Contention For Cache.....	12
Separate Code and Data Caches: Eliminates Internal Contention	13
Pipeline Becomes the Bottleneck.....	13
Answer: Go Superscalar	13
Prefetcher Handles Branches Inefficiently	14
Answer: Add Branch Prediction	14
Uni-Processing Systems Become Bottleneck.....	15
Solution: Implement Multi-processor Systems	15
Features of the Pentium Processors	16
The Pentium 60MHz and 66MHz Processors	17
The 64-bit Data Path.....	17
Instruction Cache.....	17
Data Cache.....	17
The Parallel Integer Execution Units	18
Floating-Point Unit.....	19
The Pentium 90MHz and 100MHz Processors	19
Faster Processor Core/Slower Bus Clock.....	19
Dual Processing Support	20
Advanced Programmable Interrupt Controller (APIC).....	20
3.3 vdc Logic Levels.....	20

Part I: The Pentium 60 and 66MHz Processors

Chapter 2: The Functional Units

The Pentium Processor's Functional Units.....	23
Functional Unit Overview	25
The Instruction Pipeline.....	25
Executing Integer Instructions	27
Floating-Point Unit.....	27
Functional Unit Description.....	28
Bus Unit	28
Data Cache.....	29
Code Cache.....	29
Prefetcher.....	30
Prefetch Buffers	31

Instruction Decode Unit	31
Control Unit.....	31
Arithmetic/Logic Units (ALUs).....	32
Registers.....	32
Address Generators	32
Paging Unit	32
Floating-Point Unit.....	32

Chapter 3: Pentium Cache Overview

Introduction	35
Overview of Cache Operation and Cache Types	35
Principles of Locality.....	38
Temporal Locality	38
Spatial Locality	39
Cache Performance	39
Overall System Performance.....	40
Cache Architectures.....	40
Look-Through Cache	40
Look-Aside Cache	42
Cache Consistency (Coherency).....	44
Causes of Cache Consistency Problems	44
Write Policy.....	44
Write-Through Cache Designs	45
Buffered Write-Through Designs.....	45
Write-Back Cache Designs.....	46
Bus Master/Cache Interaction	47
Bus Snooping/Snarfing.....	48
The 486 Caching Solution	50
The 486 Internal Cache.....	50
The Advantage of the L2 Cache.....	50
Cache Coherency with an L1 and L2 Cache.....	51
Pentium Processor Cache Overview.....	53
Handling of Memory Reads Initiated by the Pentium Processor.....	54
Handling of Memory Writes Initiated by the Pentium Processor.....	55
Write Misses	56
Write Hits and the Write-Once Policy	56
The Problem	56
The Write-Once Solution.....	57
Handling of Memory Reads Initiated by Another Bus Master	58
Handling of Memory Writes Initiated by Another Bus Master	58

Pentium Processor System Architecture

When the L2 Cache Uses a Write-Through Policy.....	59
When the L2 Cache Uses a Write-Back Policy	59

Chapter 4: Multiple Processors and the MESI Model

Introduction to the MESI Model.....	61
Single Processor MESI Implementation — The Life and Times	
of a Cache Line	62
Initial Read from System Memory	64
First Write to the Internal Cache Line	65
Bus Master Access to Memory Location Stored in the Internal	
Cache Line (in E State)	65
Bus Master Read from Line Stored in the M State in the L2 Cache	65
L2 Cache Performs Write-Back.....	66
Bus Master Write to a Line Stored In the M State in the L2 Cache	67
Second and Subsequent Writes to the Internal Cache.....	68
Bus Master Access to Line Stored in the L1 Cache in M State	68
Bus Master Read from a Modified Line in the L1 Data Cache	69
Bus Master Write to a Modified Line in the L1 Cache	69
Multiprocessor MESI Implementation — The Life and Times	
of Twin Cache Lines	70
Tightly-Coupled Processors	70
Read by Processor B from a Line Present in Processor A's Cache	72
Scenario One	73
Scenario Two	74
Scenario Three	77
Write by Processor B to a Line Present in Processor A's Cache	79
Scenario One	80
Scenario Two	82
Scenario Three	85
Scenario Four	87
Summary of L1 MESI State Changes	89

Chapter 5: Pentium Signal Interface

Introduction to the Pentium Processor Signals.....	93
The Address Bus	98
A20 Mask (A20M#)	102
Misaligned Transfers	102
The Data Bus	103

Contents

Communication with 8-,16-,32- and 64-bit Devices	105
Address Translation.....	105
Data Bus Steering	105
Data Bus Steering for 8-Bit Devices	106
The First Byte is Accessed.....	107
The Second Byte is Accessed	109
The Third Byte is Accessed.....	109
The Fourth Byte is Accessed.....	109
Data Bus Steering for 16-Bit Devices	109
The First and Second Bytes are Accessed.....	111
The Third and Fourth Bytes are Accessed.....	111
Data Bus Steering for 32-Bit Devices	111
Bus Cycle Control Signals	113
Address Status Output (ADS#).....	113
Bus Cycle Definition	114
Special Cycles	114
Shutdown Special Cycle.....	115
Flush Special Cycle.....	115
Halt Special Cycle.....	116
Write-Back Special Cycle	116
Flush Acknowledge Special Cycle.....	116
Branch Trace Message Special Cycle	117
LOCK# and SCYC	117
Conditions Causing LOCK#	118
Recognition of LOCK#	118
LOCK# Operation with Cache Enabled.....	118
The Problem	118
The Solution	119
LOCK# and Cache Coherency.....	119
Burst Bus Cycle Control	120
Burst Ready Signal	121
Strong Write Ordering - EWBE#	121
Cache Control	121
Cacheability - KEN#.....	122
Data Cache MESI State Control - WB/WT#	122
Snoop Control / Response	122
L2 Cache Control.....	124
FLUSH#.....	125
Bus Cycle Pipelining Control Signal.....	125

Pentium Processor System Architecture

Interrupt Signals	126
BUSCHK#.....	126
R/S#.....	127
FLUSH#.....	127
SMI#.....	127
INIT	127
NMI	128
INTR.....	128
Bus Master Signals	128
Floating-Point Error Handling	129
Native Error Handling.....	129
PC-DOS Error Handling.....	130
System Reset and Initialization	130
System Management Mode (SMI & SMICT#)	131
Pentium Processor Reliability and Error Reporting	131
Address Parity (AP & APCHK#)	131
Data Parity (DP7:DP0, PCHK# & PEN#).....	132
Internal Parity (IERR#).....	132
Functional Redundancy Checking	132
Debug/Test Signals	133
Boundary Scan Interface (TAP).....	133
Execution Tracing.....	133
Execution Completion.....	134
Branch Trace Message Cycle	134
Breakpoint/Performance Monitoring.....	135
Probe Mode.....	135

Chapter 6: The Code Cache and Instruction Pipeline

Introduction to the Code Cache and the Dual Instruction Pipelines	137
Overview	138
Introduction to the Code Cache.....	139
The Prefetcher.....	141
Basic Function of the Decode One, or D1, Stage.....	142
Basic Function of the Decode Two, or D2, Stage.....	142
Basic Function of the Execution Stage	143
The Write-Back Stage.....	145
Rules for Integer Instruction Pairing	145
Definition of Simple Instructions.....	146
Register Contention.....	147
Explicit Register Contention.....	147

Implicit Register Contention.....	148
Exclusions to Implicit Register Contention Rule	148
Instruction Branch Prediction	149
Code Cache Organization and Operation.....	152
The Code Cache Structure.....	152
The Line Storage Algorithm	155
Inquire Cycles.....	156
Memory Writes by Another Bus Master	156
Memory Reads by Another Bus Master	157
Internal Snooping	157
Split-Line Access.....	157
The Floating-Point Pipeline.....	158
The Floating-Point Pipeline Stages.....	159
Floating-Point Instruction Pairing.....	160
FPU Pipelining.....	160

Chapter 7: The Data Cache and Burst Bus Cycles

Introduction to the Internal Data Cache	163
Anatomy of a Read Hit.....	164
The Internal Cache's View of Main System Memory	164
The Structure of the Internal Data Cache.....	165
Setting the Cache Stage.....	168
The Internal Cache Look-up and Access.....	169
LRU Update.....	170
The Snoop	171
Cache Structure and Performance of Paired Instructions.....	171
Anatomy of a Read Miss	172
Set the Cache Stage	172
The Internal Cache Lookup	174
The Bus Cycle Requests.....	175
The Bus Cycle State Machine.....	175
Scenario One: U-Pipe L2 Cache Hit / V-Pipe L2 Cache Miss.....	176
The U-Pipe Access.....	176
The Bus Cycle Begins	176
The Cache Line Fill Defined.....	178
The L2 Cache Look-up	178
The Cache Line Fill Confirmed.....	178
L2 Cache's Interpretation of the Address	179
The Burst Cycle.....	179
The First Quadword Read from L2 Cache	180

Pentium Processor System Architecture

The Last Three Quadwords Read from L2 Cache	180
Line Entry and LRU Update.....	180
Controlling the MESI State — The Write-Once Policy	180
The V-Pipe Access	182
The Bus Cycle Begins	182
The Cache Line Fill Defined.....	183
The L2 Cache Look-up	183
The NCA Logic and Line Fill Confirmation.....	183
DRAM System Memory's Interpretation of the Address.....	184
The Burst Sequence	185
The First Quadword Read from System Memory	187
The Last Three Quadwords Read from L2 Cache	187
Clean Line Replacement and LRU Update.....	187
Controlling the MESI State — The Write-Once Policy	188
Scenario Two: L2 Cache Hit (Pipelined access)	188
Cycle A Begins.....	188
The L2 Cache Look-up (Cycle A).....	189
Cache Line Fill Confirmed (Cycle A) and Pipelining Detected (Cycle B).....	190
The Cycle A Transfer Continues	191
Cycle B Access Begins Early	191
The L2 Cache Look-up (Cycle B).....	192
Cycle B is Converted to a Line Fill and Cycle C is Requested.....	192
The Cycle B transfer	193
The L2 Cache Look-up (Cycle C)	193
Cycle C Converted to a cache line fill and Cycle D Requested	193
Scenario Three: U-Pipe L2 Miss with Clean Replacement / V-Pipe L2 Hit	194
The Problem.....	194
The Solution.....	195
Cycle A Begins.....	195
The L2 Cache Lookup (Cycle A)	195
The Processor Prepares for the Inquire Cycle.....	197
The L2 Cache Initiates the Inquire Cycle.....	197
The Pentium Processor Snoops the Address.....	197
Cache Line Fill Confirmed (Cycle A) and Pipelining Detected (Cycle B).....	197
Cycle B Begins	198
The Access to DRAM Memory (Cycle A)	198
The L2 Cache Lookup (Cycle B).....	198
Cache Line Fill Confirmed (Cycle B) and Pipelining Detected (Cycle C).....	198
Cycle A Completes and Cycle C Begins	199
The L2 Cache Lookup – Cycle C.....	199

The Cycle B Transfers	199
Cache Line Fill Confirmed (Cycle C) and Pipelining Detected (Cycle D)	199
Scenario Four: U-pipe L2 Miss with Modified Replacement.....	200
Bus Cycle A Begins.....	200
The L2 Cache Lookup (Cycle A)	200
The L2 Cache Initiates the Inquire Cycle.....	202
The Pentium Processor Snoops the Address.....	202
The Cache Line Fill Confirmed and Pipelining Detected.....	202
Cycle A Completes	203
The CPU Write-Back	203
The L2 Cache Lookup (Write-Back Cycle)	203
The Inquire Cycle Ends.....	204
Anatomy of a Write Hit.....	204
Write to a Line Stored in the "Shared" State	204
Write to a Line Stored in the "Exclusive" State	204
Write to a Line Stored in the "Modified" State.....	205
Anatomy of a Write Miss	205
The Write-Back Buffers.....	205
Inquire Cycles	206
External Snoop to a Modified Cache Line.....	206
Snoop to a Shared Cache Line.....	206
The Internal Snoop.....	206

Chapter 8: Summary of Pentium Bus Cycles

Bus Cycle Overview.....	209
Burst Bus Cycles.....	210
Single Transfer (Non-Burst) Bus Cycles	211
Memory Read and Write Bus Cycles – Non-pipelined	212
I/O Read and Write Bus Cycles – Non-pipelined	214
Single Transfer Bus Cycles (Pipelined).....	215
Special Cycles.....	215
Interrupt Acknowledge Bus Cycle.....	217
The Bus Cycle State Machine.....	217
Bus State Transitions.....	218

Pentium Processor System Architecture

Chapter 9: System Management Mode (SMM)

Introduction to System Management Mode.....	221
System Management Memory (SMRAM)	223
The SMRAM Address Map	223
Initializing SMRAM	226
Changing the SMRAM Base Address.....	226
Entering SMM.....	226
The System Asserts SMI#	226
Back-to-Back SMI Requests	227
SMI and Cache Coherency.....	227
Pending Writes are Flushed to System Memory	228
SMIACT# is Asserted (SMRAM Accessed)	228
Processor Saves Its State.....	228
Auto-HALT Restart.....	230
SMM Revision Identifier.....	230
SMBASE Slot.....	231
The Processor Enters SMM	231
Address Space	232
Exceptions and Interrupts	233
Executing SMI Handler.....	233
Exiting SMM.....	234

Chapter 10: Summary of Software Changes

Introduction.....	235
Interpretation of CR0, CD and NW Bits	236
Control Register 4 (CR4).....	237
EFLAGS Register	238
Parity and Bus Cycle Verification.....	239
Virtual Paging Extensions	240
VM86 Extensions	241
Interrupt Redirection	241
General	241
The 386/486 Handling of Interrupt Redirection.....	242
Pentium Processor Handling of Interrupt Redirection	242
Enable/Disable Interrupt Recognition	245
General	245
The 386/486 Processor	245

The Pentium Processor	246
Protected Mode Virtual Interrupts	247
Debug Extensions	247
New Exceptions.....	249
New Instructions.....	249
RDMSR and WRMSR.....	249
CMPXCHG8B.....	251
CPU ID.....	251
RSM.....	252
Incompatibilities.....	253
Accessing the Test Registers.....	253
Use of Reserved Bits	253

Chapter 11: Test and Debug

Pentium Processor Hardware Test-Related Features.....	255
Customer Environment Test Features.....	255
General	255
Built-In Self Test, or BIST.....	256
Parity Error Detection.....	256
General	256
Internal Parity Error Detection.....	257
Parity Error Detection During Bus Transactions	258
Bus Check.....	260
Machine Check Exception Summary	261
Functional Redundancy Checking	261
Development/Manufacturing Test Features	262
Tri-Stating the Processor.....	262
Background	262
Implementation.....	263
The Test Access Port, or TAP	264
Probe Mode and the Debug Port.....	265
General	265
Operational Description.....	269
Program Debug Features.....	270
ICE Support	270
Hardware Breakpoint Support (the Debug Registers).....	272

Pentium Processor System Architecture

Part II: The Pentium 90/100MHz Processors

Chapter 12: P54C Processor Overview

Introduction to the P54C Processors	281
Faster Processor Core/Slower Bus Clock.....	282
Dual Processing Support	282
Advanced Programmable Interrupt Controller (APIC).....	282
3.3 vdc Logic Levels	283
Enhanced Power Management.....	283
Future Upgrade Socket.....	283

Chapter 13: P54C Signals

P54C Signal Interface	285
Signals Deleted	286
Dual Processor Signals.....	287
Dual Processor Present Signals	287
Dual Processor Arbitration Signals.....	288
Dual Processor Cache Coherency Signals	289
Other Signals Supporting Dual Processor Operation.....	290
APIC Signals.....	290
The APIC Bus	290
The Local APIC Interrupt Inputs	291
The Stop Clock Signal.....	292
The Bus Frequency Signal.....	292
Execution Tracing Signals	292

Chapter 14: Dual Processors

The P54C Processor's Dual Processing Capabilities	295
Determining Presence of a Dual Processor.....	297
Multiprocessor Initialization and Configuration	297
Bus Arbitration in a Single-Processor System	298

Bus Arbitration in a Dual-Processor System	298
MRM and LRM Defined.....	299
MRM and LRM Arbitration.....	299
Arbitration During Pipelined Transfers.....	300
Address Snooping in a Single-Processor System	303
Address Snooping in a Dual-Processor System	304
Inter-Processor Cache Snooping (The LRM Snoops the MRM).....	305
MRM Performs Memory Read.....	306
Snoop Miss.....	306
Snoop Hit Clean.....	306
Snoop Hit Dirty.....	306
MRM Performs a Memory Write.....	307
Snoop Miss.....	307
Snoop Hit Clean.....	307
Snoop Hit Dirty.....	307
External Cache Snooping (Both Processors Must Snoop Transfers by Other Masters).....	308
Both Processors Snoop Memory Reads by Other Masters.....	309
MRM Snoop Miss /LRM Snoop Miss.....	309
MRM Snoop Hit Clean /LRM Snoop Miss.....	309
MRM Snoop Miss /LRM Snoop Hit Clean.....	309
MRM Snoop Hit Clean /LRM Snoop Hit Clean.....	309
MRM Snoop Hit Modified /LRM Snoop Miss.....	310
MRM Snoop Miss /LRM Snoop Hit Modified.....	310
Both Processors Snoop Memory Writes by Other Masters.....	311
MRM Snoop Miss /LRM Snoop Miss.....	311
MRM Snoop Hit Clean /LRM Snoop Miss.....	311
MRM Snoop Miss /LRM Snoop Hit Clean.....	311
MRM Snoop Hit Clean /LRM Snoop Hit Clean.....	311
MRM Snoop Hit Modified /LRM Snoop Miss.....	312
MRM Snoop Miss /LRM Snoop Hit Modified.....	312
External Cache Snooping During MRM Transfer.....	313
Scenario One: MRM Performs L2 Read and Bus Master Performs System Memory Read.....	313
Scenario Two: MRM Performs L2 Write and Bus Master Performs System Memory Write.....	314

Pentium Processor System Architecture

Chapter 15: The APIC

Introduction	317
Interrupt Handling with Multiple Processors	318
The 8259 Solution	318
The APIC Solution.....	319
The APIC Concept	319
System Interrupts Requests	321
Determining the Target Processor	322
The I/O APIC Interrupt Transfer	324
The Target Processor Accepts the Interrupt Request.....	326
Hardware Interrupt Execution Priority.....	328
Hardware Interrupt Priority.....	328
Execution Priority.....	328
The Task Priority Register (TPR).....	329
The Processor Priority Register (PPR)	330
The Local APIC Module Interrupts the Processor Core	331
The Processor Executes the Interrupt Service Routine	331
End of Interrupt (EOI)	332
Trigger Modes	333
Edge-Triggered Interrupts and EOI.....	333
Level-Triggered Interrupts and EOI Message Cycle	334
The EOI Transfer	336
Local Interrupts (LINTs, Timer, & Error)	337
Local Timer Interrupt	337
The Timer Local Vector Table Entry.....	338
Programming the Local Timer	339
Local Interrupts (LINT0 and LINT1).....	340
Local Error Interrupts	341
Non-Maskable Interrupts (NMI)	342
NMI via LINT0 or LINT1	343
NMI via the I/O APIC	343
Inter- Processor Interrupts (IPI)	343
Initialization Message	346
Init Level De-Assert Message.....	348
StartUp Message	349
SMI Message.....	349
Remote Read Message	349

APIC Bus Arbitration	353
Transfer Type	353
Bus Arbitration Cycles.....	353
The Arbitration Process Defined.....	354
Maintaining Fairness.....	356
Summary of Interrupt Distribution and Handling	356
Destination Mode.....	356
Physical Destination Mode	357
Physical Destination (Single Target Processor).....	357
Physical Destination (All Processors Targeted)	358
Selecting the APIC ID.....	359
Logical Destination Mode.....	359
Flat Model	360
Cluster Model	361
Destination Shorthand (IPIs only).....	362
Delivery Mode.....	363
Delivery Mode for Interrupt Requests (from the I/O APIC or local APIC).....	363
Delivery Mode for Messages (from the local APIC).....	364
Interrupt Delivery	365
Static Distribution.....	365
Lowest-Priority Interrupt Distribution.....	365
Determining the Arbitration Priority.....	366
The Lowest-Priority Arbitration Process.....	367
The Focus Processor	367
Local APIC Register Mapping	370
Local APIC Modes of Operation	371
8259 Compatible Operation	372

Chapter 16: P54C SMM Enhancements

System Management Mode (SMM) Enhancements	373
I/O Instruction Restart	374
SMI Delivery via APIC Bus	376
Clock Control Features	376
Core/Bus Frequency Control.....	376
Stop Clock.....	377

Pentium Processor System Architecture

Part III: Other Pentium Processors

Chapter 17: The Pentium 610/75MHz Processor

Primary Feature of the Pentium 610/75MHz Processor	381
Faster Processor Core/Slower Bus Clock.....	382
Advanced Programmable Interrupt Controller (APIC).....	382
Enhanced Power Management.....	382

Chapter 18: OverDrive Processors/Sockets

Overview of the Pentium OverDrive Processors	383
Sockets Two and Three.....	384
Socket Four	384
Socket Five.....	385
Socket Six.....	386

Appendices

Appendix A: Glossary of Terms.....	389
Appendix B: Signal Glossary	405
Appendix C: Instruction Pairing Summary.....	417
Appendix D: References	423
Index	427