

# Contents

**PREFACE   XIX**

**CHAPTER 1   CLASSIFICATION OF DESIGNS   1**

**Introduction   1**

*Significant Historical Computers   1*

*Computer Generations   2*

**1.2 Taxonomies of Parallel Architectures   4**

**1.3 Performance and Quality  
Measurements   12**

**1.4 Outline of the Following Chapters   14**

**References   15**

**Problems   16**

**CHAPTER 2 VON NEUMANN ARCHITECTURE 18****2.1 Introduction 18****2.2 Design of a Simple Microcomputer  
Using VHDL 20****2.3 Control Unit 27***Hardwired Control Unit 27**Microprogrammed Control Unit 32**Microinstruction Word Design 33***2.4 Instruction Set Design 37***Size of Opcode 37**Type of Operation 38**Type of Operand Fields 39*

Immediate Addressing 39

Direct Addressing 39

Indirect Addressing 39

Displacement Addressing 40

Stack Addressing 40

*Number of Operands per Operation 40***2.5 Arithmetic Logic Unit 43****2.5.1 Addition 43***Full Adder 43**Ripple Carry Adder 44**Carry Lookahead Adder 45**Carry Select Adder 48**Carry Save Adder 49**Binary-coded Decimal Number Addition 49**Serial Adder 51***2.5.2 Multiplication 52***Shift-and-Add Multiplication 53**Booth's Technique 54**Array Multiplier 57***2.5.3 Floating-point Representation 61***Floating-point Addition 63**Floating-point Multiplication 65***2.6 Memory System Design 66**

<b>2.6.1</b>	<b>Memory Hierarchy</b>	<b>66</b>	
<b>2.6.2</b>	<b>Memory Cell and Memory Unit</b>	<b>69</b>	
<b>2.6.3</b>	<b>Interleaved Memory</b>	<b>71</b>	
<b>2.6.4</b>	<b>Associative Memory</b>	<b>72</b>	
<b>2.6.5</b>	<b>Cache Memory</b>	<b>74</b>	
<i>Cache Operation</i>		76	
<i>Basic Cache Organization</i>		77	
Associative Mapping		77	
Direct Mapping		78	
Set-associative Mapping		80	
<i>Replacement Strategies</i>		81	
Random Replacement		82	
Least Frequently Used		82	
Least Recently Used		82	
<i>Example: i486 Microprocessor Cache Structure</i>			82
<i>Cache Performance</i>		83	
<b>2.6.6</b>	<b>Virtual Memory</b>	<b>85</b>	
<i>Paging</i>		85	
First In, First Out		88	
Least Recently Used		89	
<i>Segmentation</i>		89	
First Fit		90	
Best Fit		90	
Worst Fit		91	
<i>Example: i486 Microprocessor Addressing Mechanism</i>			91
<b>2.7</b>	<b>Interrupts and Exceptions</b>	<b>93</b>	
	<b>References</b>	<b>95</b>	
	<b>Problems</b>	<b>97</b>	
<b>CHAPTER 3</b>	<b>PIPELINING</b>	<b>102</b>	
<b>3.1</b>	<b>Introduction</b>	<b>102</b>	
<b>3.1.1</b>	<b>Pipeline Structure</b>	<b>102</b>	
<b>3.1.2</b>	<b>Pipeline Performance Measures</b>	<b>103</b>	
<b>3.1.3</b>	<b>Pipeline Types</b>	<b>105</b>	

<b>3.2 Instruction Pipeline</b>	<b>106</b>
<b>3.2.1 Improving the Throughput of an Instruction Pipeline</b>	<b>108</b>
<i>The Fetching Problem</i>	108
<i>The Bottleneck Problem</i>	109
<i>The Issuing Problem</i>	109
Structural Hazard	109
Data Hazard	109
Tomasulo's Method	113
Scoreboard Method	115
Control Hazard	117
Branch Prediction	120
Delayed Branching	123
Multiple Prefetch	123
<b>3.2.2 Further Throughput Improvement of an Instruction Pipeline</b>	<b>124</b>
<i>Superscalar</i>	124
<i>Superpipeline</i>	124
<i>Very Long Instruction Word (VLIW)</i>	125
<b>3.3 Arithmetic Pipeline</b>	<b>125</b>
<b>3.4 Pipeline Control: Scheduling</b>	<b>128</b>
<i>Reservation Table</i>	128
<i>Latency</i>	128
<b>3.4.1 Scheduling Static Pipelines</b>	<b>129</b>
<i>Forbidden List</i>	129
<i>Collision Vectors</i>	129
<i>State Diagram</i>	129
<i>Average Latency</i>	130
<i>Minimum Average Latency</i>	130
<b>3.4.2 Scheduling Dynamic Pipelines</b>	<b>131</b>
<i>Forbidden Lists</i>	131
<i>Collision Vectors and Collision Matrices</i>	131
<i>State Diagram</i>	132
<b>3.4.3 Decreasing the MAL of a Pipeline Using Delay Insertion</b>	<b>133</b>
<b>References</b>	<b>136</b>
<b>Problems</b>	<b>137</b>

<b>CHAPTER 4</b>	<b>RISC VERSUS CISC ARCHITECTURE</b>	<b>139</b>
4.1	<b>Introduction</b>	<b>139</b>
4.2	<b>Causes for Increased Architectural Complexity</b>	<b>140</b>
	<i>Support for High-level Languages</i>	<i>140</i>
	<i>Migration of Functions from Software into Hardware</i>	<i>140</i>
	<i>Upward Compatibility</i>	<i>140</i>
4.3	<b>Why RISC</b>	<b>140</b>
	<i>Effect of VLSI</i>	<i>141</i>
4.4	<b>RISC Design versus CISC Design</b>	<b>145</b>
4.5	<b>Case Studies</b>	<b>145</b>
4.5.1	<b>Case Study I: Motorola 88110 Microprocessor</b>	<b>146</b>
4.5.2	<b>Case Study II: Intel Pentium Microprocessor</b>	<b>158</b>
4.5.3	<b>Case Study III: Alpha AXP Microprocessor</b>	<b>164</b>
4.5.4	<b>Case Study IV: PowerPC Microprocessor</b>	<b>172</b>
4.5.5	<b>Summary of the Case Studies</b>	<b>180</b>
	<b>References</b>	<b>181</b>
	<b>Problems</b>	<b>183</b>
<b>CHAPTER 5</b>	<b>INTERCONNECTION NETWORKS</b>	<b>184</b>
5.1	<b>Introduction</b>	<b>184</b>
5.2	<b>Network Topology</b>	<b>185</b>
5.2.1	<b>Static Networks</b>	<b>185</b>
	<i>Shared Bus</i>	<i>185</i>
	<i>Linear Array</i>	<i>186</i>
	<i>Ring</i>	<i>186</i>

<i>Binary Tree</i>	186
<i>Fat Tree</i>	187
<i>Shuffle-Exchange</i>	188
<i>Two-Dimensional Mesh</i>	190
<i>n-Cube or Hypercube</i>	198
<i>n-Dimensional Mesh</i>	202
<i>k-Ary n-Cube</i>	204
<i>Routing in n-Dimensional Meshes and k-Ary n-Cubes</i>	204
Network Latency	207

### **5.2.2 Dynamic Networks      209**

<i>Nonblocking Networks</i>	214
<i>Rearrangeable Networks</i>	216
Construction of Rearrangeable Networks	216
<i>Blocking Networks</i>	218
Multistage Cube Network	219
Omega Network	224

## **5.3 Interconnection Design Decisions      226**

<i>Operation Mode</i>	226
<i>Switching Methodology</i>	226
<i>Network Topology</i>	226
<i>Control Strategy and Functional Characteristics of the Switch</i>	227

### **References      228**

### **Problems      229**

## **CHAPTER 6 MULTIPROCESSORS AND MULTICOMPUTERS      237**

### **6.1 Introduction      237**

### **6.2 Multiprocessors      239**

#### **6.2.1 Common Interconnection Networks      240**

<i>Shared Bus</i>	240
<i>Multiple Bus</i>	242
<i>Crossbar Switch</i>	242
<i>Ring</i>	245

#### **6.2.2 Cache Coherence Schemes      246**

<i>Hardware-Based Schemes</i>	248
Snoopy Cache Protocol	248
Write-Invalidate Snoopy Cache Protocol	248
Write-Update Snoopy Cache Protocol	251
Directory Protocols	252
Centralized Directory Protocols	252
Distributed Directory Protocols	254
Software-based Schemes	257

## **6.3 Multicomputers 257**

### **6.3.1 Common Interconnection Networks 258**

<i>K-Ary n-Cubes and n-Dimensional Meshes</i>	258
<i>n-Cube Network (Hypercube)</i>	258
<i>n-Dimensional Mesh Network</i>	259
<i>Crossbar Network</i>	260
<i>Fat-tree Network</i>	261

## **6.4 Multiprocessors versus Multicomputers 263**

## **6.5 Multi-Multiprocessors 263**

### **References 267**

### **Problems 269**

# **CHAPTER 7 PARALLEL PROGRAMMING AND PARALLEL ALGORITHMS 272**

## **7.1 Introduction 272**

## **7.2 Programming Models 273**

### **7.2.1 Parallel Programming on Multiprocessors 273**

<i>Process Creation</i>	274
<i>Synchronization</i>	274
Lock and Unlock	275
Wait and Signal (or Increment and Decrement)	279
Fetch&Add	280
Barrier	281
Deadlock	283

### **7.2.2 Parallel Programming on Multicomputers 284**

<b>7.3</b>	<b>Parallel Computation</b>	<b>285</b>
7.3.1	Partitioning	285
7.3.2	Assignment or Scheduling	287
<b>7.4</b>	<b>Algorithm Structures</b>	<b>288</b>
7.4.1	Synchronous Structure	288
7.4.2	Asynchronous Structure	290
7.4.3	Pipeline Structure	292
<b>7.5</b>	<b>Data Parallel Algorithms</b>	<b>294</b>
	<i>Elementwise Operations</i>	295
	<i>Broadcasting</i>	295
	<i>Reduction</i>	297
	<i>Parallel Prefix</i>	297
	<i>Permutation</i>	298
<b>7.6</b>	<b>Analyzing Parallel Algorithms</b>	<b>300</b>
7.6.1	Speedup	300
	<i>Cost</i>	302
7.6.2	Factors Affecting Speedup	303
	<i>Algorithm Penalty</i>	303
	<i>Concurrency</i>	303
	<i>Granularity</i>	303
<b>7.7</b>	<b>Examples</b>	<b>304</b>
7.7.1	Asynchronous Algorithms for Multiprocessors	304
	<i>Matrix Multiplication</i>	304
	<i>Quicksort</i>	305
	<i>Gaussian Elimination</i>	306
7.7.2	Synchronous Algorithms for Multicomputers	309
	<i>Matrix Multiplication</i>	309
	<b>References</b>	<b>312</b>
	<b>Problems</b>	<b>313</b>



## **CHAPTER 8 DATA FLOW AND SYSTOLIC ARRAY ARCHITECTURES 318**

### **8.1 Introduction 318**

### **8.2 Data Flow Architecture 318**

#### **8.2.1 Basic Structure of a Data Flow Computer 322**

### **8.3 Systolic Arrays 324**

#### **8.3.1 Basic Terminology and Proposed Arrays of Processors 326**

*Hexagonal Array* 327

*Pipelined Array* 329

*Semibroadcast Array* 329

*Wavefront Array* 330

*Broadcast Array* 331

#### **8.3.2 Mapping Algorithm to Systolic Architecture 332**

*Steps of the Mapping Procedure* 334

### **References 339**

### **Problems 340**

## **CHAPTER 9 FUTURE HORIZONS FOR ARCHITECTURE 341**

### **9.1 Introduction 341**

### **9.2 Neural Networks 342**

#### **9.2.1 Fundamentals of Neurophysiology 343**

*Information-Processing in the Nervous System* 345

#### **9.2.2 Artificial Neural Networks 346**

*Taxonomy of ANN Models* 347

*Supervised Learning* 349

Reinforcement Learning 350

Unsupervised Learning 351

Adaptive Linear Neurons 352

Training an Adaline Network 354

<i>Maddaline Networks</i>	355	
<i>Classical Perceptron</i>	356	
Training Multilayer Perceptrons	357	
Back-propagation Training Rule	358	
XOR Example	360	
Comments on Back-propagation Algorithm		363
<i>Hopfield Network</i>	364	
Example of a Hopfield Network Application		366
<b>9.2.3 Implementation of ANNs</b>	<b>370</b>	
<b>9.3 Multiple-Valued Logic</b>	<b>371</b>	
<b>9.4 Fuzzy Logic</b>	<b>374</b>	
<b>9.4.1 Fuzzy Sets</b>	<b>376</b>	
<i>Fuzzy Relation</i>	379	
<b>9.4.2 Linguistic Variables and Fuzzy Rules</b>	<b>380</b>	
<b>9.4.3 Control System</b>	<b>381</b>	
<b>9.4.4 Architecture of a Fuzzy Logic Accelerator</b>	<b>389</b>	
<b>References</b>	<b>391</b>	
<b>Problems</b>	<b>394</b>	
<b>APPENDIX A BASIC COMPONENTS OF VLSI DESIGN</b>	<b>401</b>	
<b>A.1 Introduction</b>	<b>401</b>	
<b>A.2 Basic VLSI Components and Fabrication Techniques</b>	<b>403</b>	
<i>The MOS Transistor</i>	403	
<i>The Inverter</i>	405	
<b>A.3 Layout-level Description</b>	<b>406</b>	
<b>References</b>	<b>412</b>	
<b>Problems</b>	<b>412</b>	

**APPENDIX B COMBINATIONAL AND SEQUENTIAL  
CIRCUITS 413****B.1 Combinational Circuits 413***Multiplexer and Demultiplexer 413**Decoder and Encoder 416**Programmable Logic Array 419***B.2 Sequential Circuits 421***Design of a Sequential Circuit by Using PLA 426***References 429****Problems 430****APPENDIX C HARDWARE DESCRIPTION  
LANGUAGE: VHDL 432****C.1 Introduction 432****C.2 VHDL Views 435****C.3 Design Entity 440****C.4 Declaration of Items within a Design  
Entity 443****C.4.1 Types 443****C.4.2 Objects 445****C.4.3 Component 446****C.4.4 Attributes 447****C.5 Expressions 447****C.5.1 Logical Operators 447****C.5.2 Relational Operators 448****C.5.3 Arithmetic Operators 448****C.6 Sequential Statements 449****C.6.1 Assignment Statements 449**

C.6.2 Wait Statements	451
C.6.3 If Statements	453
C.6.4 Case Statements	454
C.6.5 Loop Statement	454
<b>C.7 Concurrent Statements</b>	<b>455</b>
C.7.1 Process Statements	456
C.7.2 Block Statements	458
C.7.3 Concurrent Signal Assignment	460
C.7.4 Conditional Signal Assignment	460
C.7.5 Selected Signal Assignment	460
References	461
Problems	461
Index	463