

# Contents

PREFACE	xii
1 INTRODUCTION TO THE MICROPROCESSOR	1
1.1 Digital Computers: Some Basics	2
<i>The stored program computer</i>	2
<i>Fetch and execute</i>	4
<i>The three-bus architecture</i>	4
<i>Computer programming</i>	5
1.2 Computer Codes	5
<i>Bits and bytes</i>	6
<i>Binary, decimal, and hexadecimal numbers</i>	7
<i>Codes</i>	10
1.3 Computer Languages	12
<i>Machine and assembly language programming</i>	12
<i>High-level languages</i>	14
1.4 Implementing the Three-Bus Architecture in Hardware	16
<i>Digital signals</i>	16
<i>Defining the three buses</i>	19
1.5 The CPU as a Complex Timer	21
<i>Machine cycle timing diagrams</i>	21
<i>Instruction timing</i>	23
<i>Processor timing</i>	23

Chapter Summary	26
Lab Projects	27
Questions and Problems	28
Key Concept Answers	31
<b>2 INTRODUCING THE 8080, 8085, AND Z-80 MICROPROCESSORS</b>	<b>32</b>
2.1 Constructing the CPU Module	32
<i>The CPU module</i>	33
2.2 CPU Modules for the 8080, 8085, and Z-80 Microprocessors	36
<i>The 8080 CPU module</i>	36
<i>The 8085 CPU module</i>	42
<i>The Z-80 CPU module</i>	46
2.3 Programming Models for the 8080, 8085, and Z-80 Microprocessors	51
<i>A programming model for the 8080</i>	51
<i>The 8080 flag register</i>	52
<i>A programming model for the 8085</i>	55
<i>A programming model for the Z-80</i>	55
<i>The Z-80 flag register</i>	55
2.4 Introducing the Instruction Sets	57
<i>Instruction types</i>	57
2.5 Addressing Modes	66
2.6 Putting It All Together: A Programming Example	68
Chapter Summary	70
Lab Projects	71
Questions and Problems	72
Key Concept Answers	76
<b>3 PROGRAMMING THE MICROPROCESSOR</b>	<b>78</b>
3.1 Microprocessor Programming Examples	79
<i>Program 1: 8080/85 8-bit addition</i>	79
<i>Program 2: Z-80 8-bit addition</i>	81
<i>Program 3: 32-bit binary addition</i>	84
<i>Program 4: 32-bit decimal addition</i>	86
<i>Program 5: 8-bit multiplication</i>	89
<i>Program 6: BCD-to-binary conversion</i>	93
<i>Program 7: filling a block of memory</i>	98
<i>Program 8: square-wave generator</i>	102
<i>Program 9: serial communications test program</i>	103
<i>Program 10: hex dump</i>	105
<i>Program 11: 1-bit I/O port</i>	110
<i>Program 12: frequency counter</i>	112

<i>Program 13: the game of nim</i>	116
<i>Program 14: computer music</i>	117
3.2 Operating Systems	127
<i>Some common operating systems</i>	128
<i>Features of CP/M</i>	128
<i>A sample session with CP/M</i>	130
<i>Linking programs to CP/M</i>	135
Chapter Summary	138
Lab Projects	139
Questions and Problems	141
Key Concept Answers	143
<b>4 BUILDING THE MICROCOMPUTER, PART 1: THE BUSES</b>	
145	
4.1 Generating the System Clock	146
<i>The 8080 clock</i>	148
<i>The 8085 clock</i>	148
<i>The Z-80 clock</i>	150
4.2 Resetting the Microprocessor	152
<i>Starting up a "new" computer</i>	152
<i>Reset circuits for the 8080, 8085, and Z-80</i>	153
4.3 Electrical Characteristics of a Bus	154
<i>Noise immunity</i>	154
<i>Bus loading</i>	156
<i>Reflections</i>	157
4.4 Bus Buffering Techniques	160
<i>Type 1 bus</i>	160
<i>Tri-state buffers with hysteresis</i>	164
<i>Type 2 bus</i>	164
<i>Type 3 bus</i>	167
4.5 CPU Modules for the 8080, 8085, and Z-80	172
<i>The 8080 CPU module</i>	172
<i>The 8085 CPU module</i>	174
<i>The Z-80 CPU module</i>	174
<i>Summary</i>	177
4.6 Single-Stepping the Microprocessor	177
<i>Single-stepping the 8080</i>	179
<i>Single-stepping the 8085</i>	181
<i>Single-stepping the Z-80</i>	182
4.7 A Power-On-Jump Circuit for the Z-80	183
Chapter Summary	185
Lab Projects	185
Questions and Problems	187
Key Concept Answers	191

## 5 BUILDING THE MICROCOMPUTER, PART 2: ADDING MEMORY

192

- 5.1 Memory Hierarchies 193
- 5.2 The Microprocessor Defines the Memory Timing 195
  - Memory-read-cycle timing* 196
  - Memory-write-cycle timing* 197
  - Memory interfacing requirements* 199
  - Interfacing slow memory* 199
- 5.3 Choosing Memory 201
  - ROM applications* 202
  - RAM applications* 202
  - The memory map* 202
- 5.4 RAM and ROM Technologies 204
  - Mask-programmable ROMs* 204
  - Field-programmable ROMs* 204
  - Static and dynamic RAMs* 214
  - RAM organization* 216
  - The universal site* 217
- 5.5 Interfacing Static RAM and ROM to the Microprocessor 219
  - Interfacing the 2764 8K-byte EPROM* 220
  - Interfacing the 2167 16K static RAM* 226
  - Interfacing a RAM/ROM module* 229
- 5.6 Interfacing Dynamic RAM to the Microprocessor 236
  - Timing diagrams for dynamic RAM* 236
  - Refresh* 238
  - The 8203 DRAM controller* 240
  - The Z-80 as a refresh controller* 244
- 5.7 Conclusion 244
- Chapter Summary 245
- Lab Projects 246
- Questions and Problems 248
- Key Concept Answers 254

## 6 BUILDING THE MICROCOMPUTER, PART 3: INPUT/OUTPUT

256

- 6.1 Parallel I/O: Interfacing to a Type 3 Bus 257
  - I/O machine cycles and timing* 257
  - Designing an 8-bit input port* 260
  - Designing an 8-bit output port* 262
  - Applications for the device select pulse* 265
- 6.2 Memory-Mapped I/O 265
  - Designing an 8-bit memory-mapped input port* 268
  - Designing a digital lock* 268
- 6.3 Handshaking Logic 274
  - Busy, ready, and acknowledge flags* 274
- 6.4 Programmed I/O 275
  - Polling* 276

<i>Data transfer rate</i>	279
<i>Priorities</i>	279
6.5 Interrupt-Driven I/O	281
<i>Generating an interrupt</i>	283
<i>Maskable and nonmaskable interrupts</i>	285
<i>Branching to the interrupt service routine</i>	286
<i>Response time and transfer rate</i>	290
<i>Multiple interrupts: the priority problem</i>	293
<i>Summary points for the 8080, 8085, and Z-80</i>	297
6.6 Direct Memory Access	299
Chapter Summary	302
Lab Projects	303
Questions and Problems	304
Key Concept Answers	312

## 7 SPECIAL-PURPOSE SUPPORT DEVICES: THE 8080/85 FAMILY 313

7.1 The 8755A 16K EPROM with I/O	314
<i>Interfacing the 8755A ROM</i>	315
<i>Interfacing the 8755A I/O ports</i>	317
<i>Three-chip 8085 microcomputer system</i>	319
7.2 The 8255A Programmable Peripheral Interface	321
<i>Interfacing the 8255A</i>	322
<i>Mode 0: basic I/O</i>	324
<i>The bit set/reset mode</i>	328
<i>Electrical characteristics of the ports</i>	329
<i>Mode 1: strobed I/O</i>	330
<i>Mode 2: strobed bidirectional I/O</i>	336
7.3 The 8254 Programmable Interval Timer	341
<i>Interfacing the 8254</i>	342
<i>Programming the 8254</i>	343
<i>Mode definitions</i>	347
<i>A design example</i>	348
<i>8254 electrical characteristics</i>	350
7.4 The 8259A Programmable Interrupt Controller	351
<i>Interfacing the 8259A</i>	352
<i>Arbitration modes</i>	353
<i>Programming the 8259A</i>	356
<i>Operation control words</i>	359
7.5 The 8237 Programmable DMA Controller	362
<i>Interfacing the 8237A</i>	363
<i>Response time and transfer rate</i>	368
<i>Programming the 8237</i>	370
<i>A design example: interfacing a floppy disk drive</i>	378
7.6 Peripheral Controller Bus Buffering Techniques	382
Chapter Summary	384
Lab Projects	384

Questions and Problems	386
Key Concept Answers	392

## 8 SPECIAL SUPPORT DEVICES: THE Z-80 FAMILY

393

8.1	The Z8420 Parallel Input/Output Controller	394
	<i>Interfacing the Z-80 PIO</i>	395
	<i>Programming the Z-80 PIO</i>	397
	<i>Mode 0: output port with handshake</i>	400
	<i>Mode 1: input port with handshake</i>	401
	<i>Using the Z-80 PIO to interface a parallel printer</i>	403
	<i>Mode 2: bidirectional I/O with handshake</i>	404
	<i>Mode 3: bit-defined I/O</i>	406
	<i>A design example: mode 3 control of a multiplexed LED display</i>	408
	<i>Electrical characteristics of the ports</i>	413
8.2	The Z8430 Counter/Timer Circuit	413
	<i>Interfacing the Z-80 CTC</i>	414
	<i>Programming the Z-80 CTC: counter mode</i>	416
	<i>Programming the Z-80 CTC: timer mode</i>	420
	<i>Electrical characteristics</i>	424
8.3	The Z8410 Direct Memory Access Controller	424
	<i>Interfacing the Z-80 DMA</i>	425
	<i>Typical DMA transfer</i>	426
	<i>Response time and transfer rate</i>	429
	<i>Read/write registers</i>	431
	<i>Programming the Z-80 DMA</i>	435
8.4	Peripheral Controller Bus Buffering Techniques	437
	Chapter Summary	437
	Lab Projects	438
	Questions and Problems	439
	Key Concept Answers	444

## 9 SERIAL I/O TECHNIQUES

445

9.1	Asynchronous Serial Communications	446
	<i>Start bits, stop bits, and the baud rate</i>	447
	<i>Generating and recovering asynchronous serial data</i>	448
	<i>Standard asynchronous serial communications protocols</i>	450
	<i>The UART</i>	450
9.2	Synchronous Serial Communications	455
	<i>Bisync protocol</i>	455
	<i>Serial data link control</i>	456
9.3	Error Detection and Correction	457
	<i>Parity</i>	458
	<i>Checksums</i>	458
	<i>Cyclic redundancy checks</i>	460
	<i>The Hamming code</i>	461

9.4	The Intel 8251A USART	465
	<i>Interfacing the 8251A</i>	467
	<i>Programming the 8251A: asynchronous mode</i>	470
	<i>Programming the 8251A: synchronous mode</i>	472
9.5	The Zilog Z-80 SIO and Z-80 DART	474
	<i>Comparing the SIO and the DART</i>	475
	<i>Interfacing the Z-80 SIO</i>	477
	<i>Programming the Z-80 SIO: asynchronous mode</i>	479
	<i>Controlling the Z-80 SIO in the asynchronous mode</i>	483
	<i>Using the Z-80 SIO in the synchronous mode</i>	488
9.6	Remote Control Applications for Asynchronous Serial Data	490
9.7	Serial Data Interface Standards	492
	<i>The EIA RS-232D standard</i>	492
	<i>The RS-422A and RS-423A standards</i>	500
9.8	Telecommunications	503
	<i>The basics</i>	504
	<i>Interfacing a 300-bps modem</i>	506
	<i>High-speed modems</i>	510
	Chapter Summary	512
	Lab Projects	513
	Questions and Problems	515
	Key Concept Answers	521
10	FLOPPY AND HARD DISK DRIVES	522
10.1	Storing Data on a Magnetic Disk	523
	<i>Flux transitions</i>	523
	<i>The media</i>	523
10.2	The Components of a Disk Drive	525
	<i>Floppy-disk drives</i>	525
	<i>Hard drives</i>	526
10.3	Common Disk Drive Specifications	528
	<i>Sectors</i>	528
	<i>Cylinders</i>	530
	<i>Clusters</i>	530
	<i>High and low level formatting</i>	531
10.4	Data Encoding Techniques	533
	<i>Single-density</i>	534
	<i>Double-density</i>	535
	<i>RLL (run length limited)</i>	535
	<i>Disk drive data rates</i>	537
10.5	The Disk Drive Interface	540
	<i>Floppy drives</i>	540
	<i>Hard drives</i>	541
	Chapter Summary	542
	Questions and Problems	543
	Key Concept Answers	544

<b>11</b>	<b>MICROCOMPUTER CONTROL APPLICATIONS AND TROUBLESHOOTING TECHNIQUES</b>	<b>546</b>
11.1	Detecting the Presence of an Analog Signal: The Comparator	547
11.2	ON/OFF Control of Analog Peripherals	550
	<i>DC control</i>	552
	<i>AC control</i>	555
11.3	Interfacing a Digital-to-Analog Converter	559
	<i>The digital-to-analog conversion process</i>	560
	<i>Interfacing the MC1408 DAC</i>	563
	<i>Interfacing the DAC1200</i>	566
11.4	Interfacing an Analog-to-Digital Converter	569
	<i>The analog-to-digital conversion process</i>	570
	<i>Interfacing the ADC0809 eight-channel ADC</i>	579
11.5	Troubleshooting Techniques	582
	<i>Hardware troubleshooting tools</i>	585
	<i>Summary</i>	592
	Chapter Summary	592
	Lab Projects	593
	Questions and Problems	595
	Key Concept Answers	599
<b>12</b>	<b>INTRODUCTION TO THE 8086 16-BIT MICROPROCESSOR</b>	<b>601</b>
12.1	8086 Hardware Details and Basic System Timing	602
	<i>The queue</i>	602
	<i>The min and max mode</i>	604
	<i>Memory organization</i>	605
	<i>Basic system timing</i>	608
	<i>Special support chips</i>	610
12.2	Min and Max Mode CPU Modules for the 8086	611
	<i>The min mode</i>	612
	<i>The max mode</i>	615
12.3	A Programming Model for the 8086	615
	<i>Internal register array</i>	615
	<i>Segment registers</i>	618
	<i>Addressing modes</i>	621
12.4	Programming the 8086	622
	<i>Data transfer group</i>	623
	<i>Arithmetic group</i>	625
	<i>Bit manipulation group</i>	626
	<i>Transfer group</i>	626
	<i>Interrupts</i>	629
	<i>String group</i>	631
	<i>Processor control group</i>	631
	<i>An example: two 8086 block fill programs</i>	632

12.5	8086 Memory and I/O Interfacing	634
	<i>Interfacing a 16K-word memory</i>	634
	<i>Interfacing the 8255A PPI</i>	636
12.6	The 8086 Family of Microprocessors	639
	<i>The 8088</i>	639
	<i>The 80286</i>	640
	<i>The 80386</i>	641
	<i>The 80486</i>	642
	Chapter Summary	642
	Lab Projects	643
	Questions and Problems	645
	Key Concept Answers	648

ANSWERS TO SELECTED PROBLEMS	649
------------------------------	-----

## APPENDIX

Appendix A.1	655
Appendix A.2	656
Appendix B.1	657
Appendix C.1	664
Appendix C.2	667
Appendix C.3	670
Appendix D.1	675
Appendix D.2	677

Glossary	678
----------	-----

INDEX	685
-------	-----