

Contents

Introduction

Part 1: Basics

1 Main Components

1.1	The Computer and Peripherals	1
1.2	Inside the Personal Computer	1
1.2.1	How to Open the Case	2
1.2.2	Data Flow inside the PC	2
1.2.3	The Motherboard	6
1.2.4	Graphics Adapters and Monitors	7
1.2.5	Drive Controllers, Floppy and Hard Disk Drives	11
1.2.6	Streamers and Other Drives	14
1.2.7	Parallel Interfaces and Printers	16
1.2.8	Serial Interfaces and Modems	18
1.2.9	Network Adapters and LANs	20
1.2.10	CMOS RAM and Real-Time Clock	22
1.2.11	Keyboard	24
1.2.12	Mice and other Rodents	26
1.2.13	The Power Supply	27
1.3	Documentation	29
1.4	Taking Care of Data and Users	30
1.5	Operating System, BIOS and Memory Organization	31

Part 2: Processor and Memory

2 Intel's Microprocessor for Beginners - The i386

2.1	The Field-Effect Transistor	39
2.2	Basics of Machine-Related Information Representation	39
2.2.1	Decimal and Binary System	42
2.2.2	ASCII Code	43
2.2.3	Negative Integers and Two's Complement	44
2.2.4	Hexadecimal Numbers	44
2.2.5	BCD Numbers	45
2.2.6	Little Endian Format and Intel Notation	46
2.3	The CPU as the Kernel of all Computers	47
2.4	Pre-Summary: Processors, Bus Widths and other Characteristics from PC to EISA and Local Bus	47
2.5	The i386 Microprocessor	49
2.5.1	General Structure of the i386	50
2.5.2	CPU, Main Memory and Segmentation in Real Mode	51
2.6	General-Purpose and Segment Registers	52



2.7	The Flags	60
2.8	Control and Memory Management Registers	63
2.8.1	Control Registers	63
2.8.2	Debug Registers	65
2.8.3	Memory Management Registers	67
2.9	The CPU Bus as the Connection to the Outside World	68
3	Logical Memory Addressing and Memory Access	69
3.1	Code Segment and Instruction Pointer	69
3.2	Stack Segment and Stack Pointer	71
3.3	Data Segment DS and Addressing	72
3.4	Addressing Schemes and Instruction Encoding	73
3.4.1	Mnemonics and the Assembler	73
3.4.2	Addressing Schemes	74
3.4.3	Instruction Encoding	76
3.4.4	Reading Instructions and Prefetching	77
3.5	i386 Real Mode, High-Memory Area and HIMEM.SYS	79
3.6	Interrupts and Exceptions	80
3.6.1	Software Interrupts	81
3.6.2	Hardware Interrupts	83
3.6.3	Exceptions	84
3.7	i386 Protected Mode	86
3.7.1	Segment Selectors, Segment Descriptors and Privilege Levels	87
3.7.2	Global and Local Descriptor Tables	92
3.7.3	Segment Descriptor Cache Registers	95
3.7.4	Switching into Protected Mode	96
3.7.5	Memory Addressing in Protected Mode	97
3.7.6	Segment and Access Types	98
3.7.7	Control Transfer and Call Gates	102
3.7.8	Interrupt Descriptor Table	106
3.7.9	Multitasking, TSS and Task Gates	107
3.7.10	I/O Address Space Protection via the IOPL Flag	111
3.7.11	I/O Address Space Protection via the I/O Permission Bit Map	112
3.7.12	Protected Mode Exceptions	114
3.7.13	Summary of Protection Mechanisms in Protected Mode	115
3.7.14	BIOS Access to Extended Memory	115
3.7.15	Interface to Hardware in Protected Mode – the A BIOS	115
3.8	Paging	118
3.8.1	Logical, Linear, Physical Addresses and Paging	119
3.8.2	Page Directory, Page Tables, Page Frames and the CR3 Register	120
3.8.3	Paging Exceptions	125
3.8.4	Test Registers TR6 and TR7 for Checking the TLB	125
3.9	i386 Virtual 8086 Mode – Myth and Reality	127
3.9.1	Virtual Machines and Virtual 8086 Monitors	128
3.9.2	Addresses in Virtual 8086 Mode	128

3.9.3	Entering and Leaving Virtual 8086 Mode	129
3.9.4	Tasks in Virtual 8086 Mode	130
3.9.5	Paging and Virtual 8086 Mode	134
4	Physical Memory Addressing and Memory Access	136
4.1	i386 Pin Connections	136
4.2	Physical Memory Access	140
4.2.1	Signal Path Between CPU and Memory	140
4.2.2	Bus Cycle for Read Access	142
4.2.3	Bus Cycle for Write Access	144
4.2.4	Wait States	145
4.2.5	Address Pipelining or Pipelined Addressing	147
4.2.6	Double Word Boundary	148
4.2.7	Special Bus Cycles	150
4.2.8	Flexible i386 Bus – 16-bit Data Bus and Write Data Duplication	151
4.3	I/O Address Space and Peripherals	152
4.3.1	I/O Addressing	153
4.3.2	I/O Cycles	154
5	Processor Reset and the i386 Internal Self-Test	155
6	Basics: Logic Gates and Microprogramming – Two Basic Elements of a Processor	157
6.1	AND and OR Gates as Basic Logical Elements	157
6.2	CMOS Inverters as Low-power Elements	158
6.3	An Example: 1-Bit Adder	161
6.4	Microencoding of Machine Code Instructions	162
7	Calculating Semiconductor – The i387 Mathematical Coprocessor	167
7.1	Number Excursion – The Representation of Floating-Point Numbers	167
7.1.1	Scientific Notation and Biased Exponent	167
7.1.2	The Standard – IEEE Formats	169
7.1.3	BASIC Programmers Pay Attention – The MSBIN Format	172
7.2	Functional Expansion and Performance Gain	173
7.3	i387 Number Formats and Floating-point Instructions	174
7.4	i387 Pinout and Signals	176
7.5	Structure and Function of the i387	180
7.6	i387 Exceptions	185
7.7	The Protected Mode and Memory Images of Instruction and Data Pointers	187
7.8	i387 Memory Cycles and Communication Between the i386 and the i387	189
7.9	i386/i387 System Configuration	190
7.10	i387 Reset	191

8	i386 Processor Derivatives	192
8.1	Cutting Down – The SX Variants of the Processors	192
8.2	386SL Chip Set – A Two-Chip AT	194
8.2.1	Internal Structure of the 386SL and 82360SL	194
8.2.2	Terminals and Signals	196
8.3	Processor Confusion by i386 Clones	203
8.3.1	AMD Processors	204
8.3.2	Chips & Technologies Processors	206
8.3.3	Cyrix CPUs	209
8.3.4	IBM – For Members Only	210
9	Caching – Cooperation with High Speed Memories	211
9.1	Cache Principle and Cache Strategies	211
9.2	Cache Organization and Associative Memory (CAM)	214
9.3	Cache Hit Determination	217
9.4	Replacement Strategies	218
9.5	On-Chip and Second-Level Caches	220
9.6	Cache Consistency and the MESI Protocol	221
9.6.1	The Four MESI States	221
9.6.2	MESI State Transitions	222
9.6.3	L2-Cache Subsystems and MESI Cache Consistency Protocol	225
10	Performance Enhancement – The i486	227
10.1	i486 Pins and Signals	227
10.2	i486 Internal Structure	233
10.3	A Star is Born – RISC Principles on a Hardware and Software Level	235
10.3.1	Surprising Results – Less is More	236
10.3.2	RISC Characteristics at a Hardware Level	237
10.3.3	RISC Characteristics at a Software Level	242
10.4	i486 Pipeline	245
10.5	i486 On-Chip Cache	247
10.6	i486 and i386/i387 – Differences and Similarities	249
10.6.1	Differences in Register Structures	249
10.6.2	Differences in Memory Management	251
10.6.3	i486 Reset	252
10.6.4	i486 Real Mode	252
10.6.5	i486 Protected Mode	253
10.6.6	i486 Virtual 8086 Mode	253
10.6.7	Integer Core and Floating-Point Unit	253
10.6.8	FPU Exceptions	254
10.6.9	Translation Lookaside Buffer (TLB)	254
10.7	i486 Bus	254
10.7.1	Burst Cycles	255
10.7.2	Special Cycles	256
10.7.3	Invalidation Cycles	257
10.8	Test Functions	257

10.8.1	Internal Self-Test BIST	258
10.8.2	Testing the TLB	258
10.8.3	Testing the On-Chip Cache	259
10.8.4	Tristate Test Mode	261
10.8.5	JTAG Boundary Scan Test	261
10.9	i486 I/O Address Space	266
11	i486 Cut-down Versions, Overdrives, Upgrades and Clones	267
11.1	i486SX and i487SX – First Reduce, Then Upgrade	267
11.1.1	i486SX – More Than an i386	267
11.1.2	Clock Frequencies	270
11.1.3	i487SX – i486SX Upgrade	270
11.2	486DX2 Processors with Internal Frequency Doubling	273
11.2.1	The Clock Frequencies Problem	273
11.2.2	The Solution – Internal Frequency Doubling	274
11.2.3	So What's the Gain?	275
11.2.4	Clock Statements	276
11.2.5	Upgrading and Overdrives	276
11.3	Low-power Versions of i486DX/SX	279
11.4	The i486DX4	280
11.4.1	Pin Connections	281
11.4.2	New Flags, Control Registers and Extensions to the Virtual 8086 Mode	283
11.4.3	i486DX4 Identification with CPUID	284
11.4.4	Power Saving Features	285
11.4.5	i486DX4 JTAG Boundary Scan Test	286
11.5	The SL Enhanced i486	287
11.5.1	SL Enhanced i486DX with 1x-clock	287
11.5.2	SL Enhanced i486DX2 with 1/2x-clock	288
11.5.3	SL Enhanced i486SX with 1x-clock	288
11.5.4	SL Enhanced i486DX with 2x-clock	289
11.5.5	SL Enhanced i486SX with 2x-clock	289
11.5.6	i486SL Identification with CPUID	289
11.6	i486 Clones	290
11.6.1	AMD Clones	290
11.6.2	Cyrix Clones	294
11.6.3	IBM's Blue Lightning	294
12	At Present, Land's End – The 110 MIPS RISC Superscalar Pentium	295
12.1	Pins and Signals	296
12.2	Internal Pentium Structure	307
12.2.1	The Integer Pipelines u and v	309
12.2.2	Instruction Pairing Inside the Integer Pipelines	312
12.2.3	The Floating-point Pipeline	315
12.2.4	Instruction Serialization	317
12.2.5	Dynamic Branch Prediction	318
12.2.6	Pentium On-Chip Caches	320

12.3	Pentium Compatibility and New Pentium Features	325
12.3.1	Extensions to the Pentium Registers	325
12.3.2	Model-Specific Registers	326
12.3.3	Pentium Real Mode	327
12.3.4	Pentium Protected Mode	328
12.3.5	Pentium Virtual 8086 Mode	328
12.3.6	Paging on the Pentium	329
12.3.7	Debug Extensions	331
12.3.8	Pentium Reset, Pentium Initialization and Self-Test	332
12.3.9	CPU Identification with CPUID	334
12.4	Pentium Bus	335
12.4.1	Single Transfer Cycles	336
12.4.2	Burst Cycles	336
12.4.3	Pentium Address Pipelining	339
12.4.4	Special Bus Cycles	340
12.4.5	Inquiry Cycles and Internal Snooping	341
12.4.6	Internal Pentium Bus Buffers	341
12.5	Pentium System Management Mode	342
12.5.1	System Management Mode Interrupt SMI	342
12.5.2	SMM RAM Structure	343
12.5.3	Program Execution in System Management Mode	345
12.5.4	Return from System Management Mode	345
12.6	Code Optimization with Performance Monitoring	345
12.6.1	Hardware Elements for Performance Monitoring	346
12.6.2	Access via the Test Access Port	346
12.7	Pentium Test Functions	347
12.7.1	Pentium JTAG Boundary Scan Test	347
12.7.2	Detection of Internal Errors	348
12.7.3	Detection of Bus Interface Errors	348
12.7.4	Execution Tracing	349
12.7.5	Hardware Debug Support and Probe Mode	350
12.7.6	Machine Check Exception	351
12.8	Pentium I/O Address Space	351
12.9	L2-Cache Subsystem 82496/82491 for the Pentium	351
13	Compatibility Downwards – The 80286	354
13.1	80286 Connections and Signals	354
13.2	80286 Registers	358
13.3	80286 Protected Mode	358
13.3.1	80286 Memory Management Registers	358
13.3.2	80286 Segment Descriptors	358
13.3.3	80286 Segment and Access Types	359
13.3.4	Multitasking, 80286 TSS and 80286 Task Gate	360
13.3.5	80286 Protection for I/O Address Space	362
13.4	80286 Bus Cycles and Pipelining	362

13.5	Word Boundaries	363
13.6	80286 Reset	364
14	The 80287 – Mathematical Assistant in Protected Mode	365
14.1	80287 Connections and Signals	366
14.2	80287 Structure and Functioning	369
14.3	80287 Reset	369
14.4	80287 Exceptions	370
14.5	Communication Between CPU and 80287	370
14.6	80286/80287 System Configuration	371
15	Everything Began with the Ancestor 8086	372
15.1	8086 Pins and Signals	372
15.2	8086 Operating Modes and the 8288 Bus Controller	376
15.3	8086 Real Mode	377
15.4	Memory Access	377
15.5	Word Boundary	380
15.6	Access to the I/O Address Space	380
15.7	8086 Reset	381
15.8	The 8088	382
15.9	The 80186/88	383
16	Our Mathematical Grandmother – The MathCo 8087	385
16.1	8087 Number Formats and Numerical Instruction Set	385
16.2	8087 Pins and Signals	385
16.3	8087 Structure and Functioning	388
16.4	8087 Memory Cycles	389
16.5	8086/8087 System Configuration	390
17	Memory Chips	392
17.1	Small and Cheap – DRAM	392
17.1.1	Structure and Operation Principle	394
17.1.2	Reading and Writing Data	395
17.1.3	Semiconductor Layer Structure	400
17.1.4	DRAM Refresh	402
17.1.5	DRAM Chip Organization	404
17.1.6	Fast Operating Modes of DRAM Chips	405
17.1.7	SIMM and SIP	410
17.2	A Didactical Example for Intelligent Memory Controllers – The 82C212 Page/Interleave Memory Controller	412
17.2.1	Terminals and Signals	413
17.2.2	Internal 82C212 Structure	419
17.2.3	Shadow RAM and BIOS	421
17.2.4	Expanded Memory and Memory Mapping	424
17.2.5	82C212 Configuration Registers	427
17.3	Fast and Expensive – SRAM	434
17.3.1	The Flip-Flop	434

17.3.2	Access to SRAM Memory Cells	436
17.3.3	Typical SRAM – The Intel 51258	437
17.4	Long-Term Memory – ROM, EPROM and other PROMs	438
17.4.1	ROM	438
17.4.2	EPROM	439
17.4.3	EEPROM	441
17.5	Silicon Hard Disks – Flash Memories	443
Part 3: Personal Computer Architectures and Bus Systems		449
18	The 8-Bit PC/XT Architecture	449
18.1	The Components and their Cooperation	449
18.2	DMA Architecture	454
18.2.1	8-Bit Channels	455
18.2.2	Memory Refresh	457
18.2.3	Memory–Memory Transfer	457
18.3	I/O Channel and Bus Slots	457
19	16-Bit AT Architecture	461
19.1	Components and Their Cooperation	461
19.2	DMA Architecture	467
19.2.1	8-Bit and 16-Bit Channels	467
19.2.2	Memory Refresh	469
19.2.3	Memory–Memory Transfers	469
19.3	I/O Channel and Bus Slots	470
19.4	AT Bus Frequencies and the ISA Bus	474
20	32-Bit EISA Architecture	476
20.1	EISA Bus Structure	477
20.2	Bus Arbitration	479
20.3	DMA Architecture	480
20.4	Interrupt Subsystem	482
20.5	EISA Timer and Fail-Safe Timer	484
20.6	I/O Address Space	484
20.7	CMOS-RAM	485
20.8	EISA Adapters and Automatic Configuration	488
20.9	EISA Slot	489
20.10	EISA Signals	491
21	32-Bit Microchannel – Revolution	494
21.1	MCA Bus Structure	494
21.2	Bus Arbitration	496
21.3	Memory System	498
21.4	DMA	499
21.5	Interrupts	499
21.6	MCA Timer and Fail-Safe Timer	499

21.7	I/O Ports and I/O Address Space	500
21.8	MCA Adapters and Automatic Configuration	501
21.9	On-Board VGA and External Graphics Adapters	504
21.10	PS/2 Model 30	505
21.11	The MCA Slot	505
21.12	MCA Signals	507
22	32 Bits and More – The Local Bus	512
22.1	Peripheral Component Interconnect (PCI)	513
22.1.1	PCI Bus Structure	513
22.1.2	Bus Cycles	516
22.1.3	Bus Arbitration	521
22.1.4	DMA	522
22.1.5	Interrupts	522
22.1.6	I/O Address Space	523
22.1.7	Configuration Address Space	525
22.1.8	PCI-Specific BIOS Routines	530
22.1.9	PCI Slots	532
22.1.10	PCI Adapters	535
22.1.11	PCI Signals	535
22.2	VESA Local Bus VLB	540
22.2.1	VLB Bus Structure	540
22.2.2	Bus Cycles	542
22.2.3	Bus Arbitration	546
22.2.4	DMA	547
22.2.5	Interrupts	547
22.2.6	I/O Address Space	549
22.2.7	VLB Slots	549
22.2.8	VLB Adapters	549
22.2.9	VLB Signals	550
22.3	Typical Local Bus Units	554
22.4	Bottlenecks in Local Bus Systems	554
Part 4:	Support Chips – Nothing Runs Without Us	557
23	Hardware Interrupts and the 8259A Programmable Interrupt Controller	557
23.1	Interrupt-Driven Data Exchange and Polling	557
23.2	8259A Connections and Signals	559
23.3	Internal Structure and Interrupt Acknowledge Sequence	560
23.4	Cascading	563
23.5	Initialization and Programming	565
23.6	Masking the NMI	573
23.7	Remarks About Powerful Multiprocessor Interrupt Subsystems	575
23.7.1	APIC 82489DX Structure and Function	576
23.7.2	Multi-APIC Systems and the ICC Bus	577

24	8253/8254 Programmable Interval Timer	579
24.1	Structure and Functioning of the PIT 8253/8254	579
24.2	8253/8254 Terminals and Signals	581
24.3	Programming the 8253/8254	582
24.4	Writing Count Values	583
24.5	Reading Count Values	584
24.6	8253/8254 Counting Modes	588
24.7	System Clock	592
24.8	Memory Refresh	594
24.9	The Speaker	596
24.10	Failsafe Timer	596
25	DMA Chip 8237A – A Detour Highway in the PC	598
25.1	Direct Memory Access with Peripherals and Memory	598
25.2	Standard 8237A DMA Chip	599
25.2.1	8237A Connections and Signals	599
25.2.2	Internal Structure and Operation Modes of the 8237A	603
25.2.3	Programming the 8237A	612
25.2.4	Example: Initialize DMA 1, Channel 2 for Floppy Data Transfer	619
25.2.5	DMA Cycles in Protected and Virtual 8086 Mode	620
26	Other Peripheral Chips and Components	622
26.1	About Tones and Sounds – The Speaker	622
26.1.1	Direct Activation via the 8253/8254 PIT	624
26.1.2	Periodic Activation by the CPU	626
26.2	The 8255 Programmable Peripheral Interface	628
26.2.1	PPI 8255 Terminals and Signals	628
26.2.2	8255 PPI Structure and Operating Modes	630
26.2.3	Programming the 8255 PPI	632
26.2.4	Port Assignment in the PC/XT	633
26.3	CMOS RAM and Real-Time Clock	636
26.3.1	MC146818 Structure and Programming	637
26.3.2	Access via the BIOS	647
26.3.3	Access via Address and Data Register	647
26.3.4	Extended CMOS RAM	648
Part 5:	Mass Storage	651
27	Floppies and Floppy Drives	651
27.1	Ferromagnetism and Induction – The Basis of Magnetic Data Recording	651
27.1.1	Diamagnetism and Paramagnetism	651
27.1.2	Ferromagnetism	652
27.1.3	Induction	654
27.2	Structure and Functioning of Floppies and Floppy Drives	655
27.3	Physical Organization of Floppies	660
27.4	Logical Organization of Floppies and Hard Disks with DOS	663

27.4.1	Logical Sectors	664
27.4.2	The Partition	664
27.4.3	The Boot Sector	668
27.4.4	The Root Directory	670
27.4.5	The Subdirectories	674
27.4.6	The File Allocation Table (FAT)	675
27.4.7	The Files	679
27.4.8	DOS Version Differences	681
27.4.9	Other File Systems	682
27.5	System Configuration PC-Controller-Drive	683
27.5.1	Controllers and Drives	684
27.5.2	Drive Configuration	686
27.6	Recording Formats and CRC	689
27.6.1	Sector Layout	689
27.6.2	FM and MFM	691
27.6.3	CRC – Nothing Can Hide From Me	694
27.6.4	For Freaks Only – Some Amazing Features of CRC Codes	699
27.7	Programming Floppy Drives – Access Levels and Compatibility	702
27.7.1	Application Programs	702
27.7.2	High-Level Languages and Operating Systems	702
27.7.3	BIOS and Registers	704
27.8	Programming Floppy Drives – Access via DOS	705
27.9	Programming Floppy Drives – Access via BIOS Interrupt INT 13h	709
27.10	Programming Floppy Drives – Direct Access via Registers	713
27.10.1	Structure and Functioning of a Floppy Controller	713
27.10.2	Configuration of a PC Floppy Controller	715
27.10.3	Floppy Controller Registers	716
27.10.4	Floppy Controller Commands and Command Phases	720
27.10.5	Specify Drive Parameters	728
27.10.6	Error Recovery Strategy	730
28	Hard Disk Drives	731
28.1	Structure and Functioning of Hard Disk Drives	732
28.1.1	The Head-Disk Assembly (HDA)	732
28.1.2	Interleaving	742
28.1.3	Controller and Interfaces	744
28.1.4	Capacity, Data Transfer Rate and Reliability	747
28.1.5	BIOS Configuration	753
28.2	Recording Formats, Low-Level Formatting and Bad-Sector Mapping	754
28.2.1	MFM and RLL	754
28.2.2	High-Level Formatting of Hard Disks with FORMAT	757
28.2.3	Low-Level Formatting and Bad-Sector Mapping	758
28.2.4	Error Recovery Strategies	763
28.2.5	Autoconfiguration	765
28.3	Integrating Exotic Drives and Translating	766



28.3.1	BIOS Interrupt 13h, Function 09h – Set Drive Parameters	766
28.3.2	BIOS Extensions and Booting	768
28.3.3	Translating and Zone Recording	771
28.4	Access via DOS and the BIOS	773
28.4.1	DOS Interrupts 25h and 26h	773
28.4.2	Hard Disk Functions of BIOS Interrupt 13h	776
28.5	ST412/506 and ESDI	780
28.5.1	ST412/506 Interfaces and the Connection Between Drive and Controller	780
28.5.2	Connecting and Configuring ST412/506 Hard Disk Drives	783
28.5.3	The ESDI Interface	783
28.5.4	ESDI Commands and Configuration Data	787
28.5.5	Connecting and Configuring ESDI Hard Disk Drives	789
28.6	Drives with IDE, AT Bus or ATA Interface	790
28.6.1	The Physical CPU-Drive Interface	791
28.6.2	Features of IDE Hard Disk Drives	794
28.6.3	The AT Task File	795
28.6.4	IDE Interface Programming and Command Phases	800
28.6.5	Enhanced IDE	804
28.7	SCSI	805
28.7.1	SCSI Bus and Connection to the PC	806
28.7.2	Memory-Mapped I/O and SCSI Task File of Host Adapters ST01 and ST02	815
28.7.3	Programming and Command Phases	820
28.7.4	ASPI	825
28.7.5	Other Standardized SCSI Programming Interfaces	828
28.7.6	Different SCSI Standards	830
28.8	Optical Mass Storage	832
28.8.1	CD-ROM	833
28.8.2	WORM	835
28.8.3	Magneto-Optical Drives	835
Part 6: Externals and Peripherals		839
29	Interfaces – Connection to the Outside World	839
29.1	Parallel Interface	839
29.1.1	Printing	839
29.1.2	Printing Via DOS	840
29.1.3	Printing Via BIOS Interrupt INT 17h	842
29.1.4	Structure, Function and Connection to Printers	844
29.1.5	Programming the Registers Directly	847
29.1.6	More About LPTx – LPTx General Interface Assignment	850
29.2	Serial Interface	853
29.2.1	Serial and Asynchronous Data Transfer	853
29.2.2	RS-232C Interface	857
29.2.3	Connection to Printers and the Zeromodem	864
29.2.4	Access Via DOS	867

29.2.5	Access Via the BIOS	868
29.2.6	The UART 8250/16450/16550	871
29.3	Other Interfaces	889
29.3.1	IBM Adapter for Computer Games	889
29.3.2	Network Adapters	893
29.3.3	Datanets, Packet Switching and PAD Adapters	894
29.3.4	Fax Adapter Cards	896
29.4	Small but Universal – PCMCIA	896
29.4.1	Structure and Function	897
29.4.2	PCMCIA Contacts	899
29.4.3	Access with Socket Services of INT 1ah, Functions 80h–ffh	902
29.4.4	Access Through PCMCIA Controller Registers – An Example	904
30	Local Area Networks and Network Adapters	910
30.1	Network Topologies	910
30.1.1	Bus Topology	910
30.1.2	Ring Topology	912
30.1.3	Star Topology	912
30.2	Access Procedure	913
30.2.1	CSMA/CD	913
30.2.2	Token Passing	914
30.2.3	Token Bus	914
30.3	Ethernet	915
30.3.1	Thick Ethernet	915
30.3.2	CheaperNet or Thin Ethernet	916
30.4	Token Ring	916
30.5	FDDI	918
31	Keyboards and Mice	919
31.1	The Keyboard	919
31.1.1	Structure and Functioning of Intelligent and Less Intelligent Keyboards	920
31.1.2	Scan codes – A Keyboard Map	921
31.1.3	Keyboard Access Via DOS	925
31.1.4	Keyboard Access Via the BIOS	926
31.1.5	Programming the Keyboard Directly via Ports	932
31.2	Mice and Other Rodents	943
31.2.1	Structure and Function	943
31.2.2	Mouse Driver and Mouse Interface	944
31.2.3	Programming the Mouse	946
31.2.4	The PS/2 Mouse	948
31.3	Trackball	952
31.4	Digitizer or Graph Tablet	953
32	Graphics Adapters	954
32.1	Displaying Images on a Monitor and the General Structure of Graphics Adapters	954
32.2	Screen Modes and the 6845 Graphics Controller	957

32.2.1	6845 Video Controller	958
32.2.2	Character Generation in Text Mode	960
32.2.3	Character Generation and Free Graphics in Graphics Mode	962
32.2.4	General Video RAM Organization and Structure	963
32.2.5	The Hercules Card and Programming the 6845	967
32.3	Most Important Adapter Types and Their Characteristics	976
32.3.1	MDA – Everything is Very Grey	977
32.3.2	CGA – It's Getting to Be Coloured	978
32.3.3	Hercules – The Non-Fitting Standard	979
32.3.4	EGA – More Colours and a Higher Resolution	980
32.3.5	VGA – Colours and More Colours	985
32.3.6	VESA SVGA – High-Resolution Standard	988
32.3.7	8514/A and Windows Accelerator – One More Window	989
32.3.8	TIGA – Bigger, Better, Faster	990
32.4	Accessing the Screen via DOS	992
32.5	Accessing the Screen Via the BIOS	993
32.5.1	Graphics Routines of Standard BIOS	994
32.5.2	Trouble Support – The EGA and VGA BIOS	995
32.5.3	Standard Extension – VESA SVGA BIOS	1000
32.6	Help for Self-Help – Accessing the Video Memory Directly	1001
32.6.1	MDA	1002
32.6.2	CGA	1002
32.6.3	Hercules Graphics Card	1004
32.6.4	EGA	1005
32.6.5	VGA	1008
32.6.6	SVGA	1009
32.6.7	Accelerators	1011
32.6.8	Summary	1011
32.7	Graphics Processor Versus Local Bus	1011
33	Multimedia	1014
33.1	Technological Background	1014
33.2	Programming	1018
33.3	An Example: The FM Channels of SoundBlaster	1019
33.3.1	Sound with Nine Channels	1020
33.3.2	Sound with Six Channels and Five Percussions	1025
	Appendices	1027
A	ASCII and Scan Codes	1027
A.1	ASCII Code	1027
A.2	Scan Codes UK	1030
A.3	Scan Codes USA	1032

B	80x86 Processor Machine Instructions	1034
B.1	8086/88	1034
B.2	80186/88	1039
B.3	80286	1039
B.4	i386	1040
B.5	i486	1042
B.6	Pentium	1043
B.7	Pentium Instruction Pairing Rules	1043
C	80x87 Processor Machine Instructions	1045
C.1	8087	1045
C.2	80287	1049
C.3	80287XL and i387/i387SX	1049
C.4	i486	1050
C.5	Pentium	1050
D	Interrupts	1051
D.1	PC Hardware Interrupts	1051
D.2	PC Software Interrupts	1051
D.3	80x86 Exceptions	1052
E	BIOS Clock Interrupt 1ah and Functions 83h/86h of INT 15h	1054
E.1	BIOS Interrupt INT 1ah	1054
E.2	Wait Functions 83h and 86h of BIOS Interrupt INT 15h	1056
F	BIOS Interrupt INT 13h	1058
F.1	The Functions	1058
F.2	Error Codes	1068
F.3	Hard Disk Drive Parameter Table	1069
F.4	Format Buffer	1069
F.5	Floppy Disk Parameter Table	1070
G	Floppy Disk Controllers	1071
G.1	The Commands	1071
G.1.1	List of Valid Commands	1071
G.1.2	Data Transfer Commands	1072
G.1.3	Control Commands	1078
G.1.4	Extended Commands	1082
G.2	Status Registers ST0 to ST3	1085
H	Hard Disk Drive Controllers	1089
H.1	The IDE Interface Commands	1089
H.1.1	Summary of the Listed Commands	1090
H.1.2	Required Commands	1090
H.1.3	Optional Commands	1100
H.1.4	Optional IDE Commands	1103
H.2	SCSI Commands	1104
H.2.1	Summary of Listed Commands	1105

H.2.2	6-Byte Commands	1107
H.2.3	10-Byte Commands	1121
H.2.4	Status Key	1132
H.2.5	Additional Status Codes	1132
H.3	ASPI Programming Interface	1134
H.3.1	ASPI Functions	1134
H.3.2	SCSI Request Block	1135
H.3.3	ASPI Status Codes	1138
I	Access to Interfaces	1139
I.1	Parallel Interface	1139
I.1.1	DOS Functions	1139
I.1.2	BIOS Functions	1140
I.1.3	Printer Status Byte	1141
I.2	Serial Interface	1141
I.2.1	DOS Functions	1141
I.2.2	BIOS Functions	1142
I.2.3	Transmit Status	1145
I.2.4	Modem Status	1145
I.2.5	Parameter Byte	1146
I.2.6	Modem Control Register	1146
J	Keyboard and Mouse Access	1147
J.1	The Keyboard	1147
J.1.1	DOS Functions	1147
J.1.2	BIOS Interrupt INT 16h	1149
J.1.3	BIOS Interrupt INT 15h	1151
J.1.4	First Shift Status Byte	1152
J.1.5	Second Shift Status Byte	1152
J.2	Mouse Interrupt 33h	1152
J.2.1	Functions of INT 33h	1153
J.2.2	Button Byte	1158
J.3	PS/2 Mouse Support via BIOS Interrupt INT 15h, Function c2h	1158
J.3.1	Subfunctions of INT 15h, Function c2h	1158
J.3.2	Status Byte	1161
J.3.3	Mouse Packet on the Stack	1161
K	Access to Graphics Adapters	1162
K.1	DOS Functions	1162
K.2	BIOS Interrupt INT 10h – Standard Functions of the System BIOS	1163
K.3	BIOS Interrupt INT 10h – Additional Functions of the EGA/VGA BIOS	1170
K.4	BIOS Interrupt INT 10h – Additional SVGA BIOS Functions	1187
L	Functions 87h and 89h of Interrupt 15h	1193

M	PCMCIA Socket Services	1195
M.1	Function Groups	1195
M.2	The Functions	1196
M.3	Error Codes	1211
M.4	PCMCIA Card Services Summarized	1212
M.4.1	Card Services Functions	1212
M.4.2	Events	1214
M.4.3	Error Codes	1214
Glossary		1217
Index		1269